Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Verilog Code for varible shift

Status
Not open for further replies.

Tajwar

Newbie level 6
Newbie level 6
Joined
May 19, 2013
Messages
14
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,404
Hello All, I am new to DCM, Can anybdy give me code fr one variable shift?
 

Fastest way to learn about DCM:
- generate a DCM with core generator, possibly even with your favorite "variable shift"
- instantiate it in a small test project
- RTFM for the DCM of your chosen fpga. this is listed in the clocking resources section of the fpga datasheet
- check the generated verilog/vhdl from core generator so you can see what was used

Hope that helps.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top