popdog22
Newbie level 2
The module I have to use is this one:
where a=b*q+r
I'm not allowed to use repetitive subtracting or the / and % operators.
Any help?
Code Verilog - [expand] 1 2 3 4 5 module divider( output reg[7:0] q, output reg[7:0] r, input [7:0] a,b); endmodule
where a=b*q+r
I'm not allowed to use repetitive subtracting or the / and % operators.
Any help?
Last edited by a moderator: