Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Verilog-A model Monte Carlo simulation with spectre

Status
Not open for further replies.

yueguoguo

Newbie level 3
Joined
Jul 28, 2011
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Singapore, Singapore, Singapore
Activity points
1,303
Hi all,

I have built up a verilog-a model for my device, and to study the statistics of the behavior of my device given randomly varying parameters I need to perform Monte Carlo simulations on it.
Now I know it is feasible to alter the parameters in the schematic view of my circuit which consists of my built-up device model and other circuit components.
Can somebody show me a hint about how to do the MC simulation which can assign a randomly distributed value to these parameters of my model and append the results in a final output plot (i.e., histogram or other statistical plot).

I use Cadence spectre to do my simulation.

Thanks for your help.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top