Thanks,
Is there a way one can obtain some hands on training in verification with HVL like Vera, systems verilog, system c, with self learning tutorials?
Read the things about Code Coverage , there is paper from Mentor Ghraphics AVM " Adavance Verification methodologies " that is really useful people for newbie's and learners .
shobhitkapoor[at]gmail[dot]com
Added after 1 minutes:
Yes posible with System Verilog and SystemC find a demo modelsim from mentor ghraphics and download it on ure system ...find a tutorial of System Verilog ( Say www.asic-world.com ) and Start the desired Task