Can someone tell me what are the guidelines that should be kept in mind while writing testbenches for rtl?
and How does a self checking testbench help in larger designs?
Can someone tell me what are the guidelines that should be kept in mind while writing testbenches for rtl?
and How does a self checking testbench help in larger designs?
you are asking us to summarise a big area of EDA called verification. that is not realistic.
self checking testbench helps because the user doesn't have to check waveforms or debug messages, the testbench does it for you. it is really impractical to do anything else.