vco control voltage in pll behavioral simulation in simulink

[analog_ambi]

Hi,
i simulated my pll using simulink n time domain and ended up with peculiar control voltage even with 60 deg/75deg PM.

Fig 1 shows the output of loop filter. Fig. 2 shows output after VDD saturation. I want my vco control voltage to slightly rise from 0 at t=0 and settle as if critically damped.

Is it due very small ref frequency and high N=2500
fref=400khz fout=1Ghz N=2500

 

[Khashia]

It depends upon your loop filter's dynamics. Loop bandwidth phase margin etc.Check with that.

 

[analog_ambi]

I checked Phase margin and I get similar response even with 75 degree PM

 

[tony_lth]

Maybe you can try 45 degree