Using the Xilinx Memory Endpoint Test (MET), how can I change the start address??

Status
Not open for further replies.

minho_ha

Junior Member level 3
Joined
Jun 8, 2016
Messages
30
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
263
Hi, I'm trying to use MET driver for checking the signal between host PC (linux OS, ubuntu) and FPGA BRAM.

System is consist of 'PCIe - AXI - BRAM controller - BRAM'. (All IPs are presented by Xilinx Vivado)

I succeeded in changing the data when read and write.

And now, I wanna change the start address. For example, for now, read and write operation start with 0 address of BRAM (in hex, 0x000 and PCIe BAR 0x80000000). But I wanna start write operation from 10th address of BRAM (in hex, 0x00A).

How can I solve the above problem?
 

How can I solve the above problem?

Usually this involves tracing address generation code back through the design...or is that the point of this post you want someone else to do this for you?
 

Usually this involves tracing address generation code back through the design...or is that the point of this post you want someone else to do this for you?

I just wanna get advice from the one who used MET driver before.
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…