using the dual port ram of latticee xp2 in VHDL

Status
Not open for further replies.
S

Sarvjeet Verma

Newbie level 1
Joined
Aug 6, 2012
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,287
Can anyone guide me to use the dual port RAM in the lattice XP2 FPGA as I have followed the memory guide and hae completed the creation of the Dual port RAM file(DP16KB which is the component) and now when I make my module and try to port map with the created file I am finding that the output data signal is not taking any load.
 

Diamond creates a template VHD file that you can use in your design. This file ends with _tmpl.vhd.

It shouldn't be that difficult to implement. I strongly recommend to read the extended datasheet of the XP2. Some of the blocks use active low reset, but I'm not sure if this is the case for the DPRAM.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…