Using Global Clock Signal

Thread starter royvincent
Start date Mar 31, 2011

Status: Not open for further replies.

Mar 31, 2011

royvincent

Member level 2

Hi,

I have a shift register with clock as one of the input. How can I generate a clock for this register. Can I use the global clock? Whats the VHDL code for using the global clock. Please give me an example...

Thanks

Status: Not open for further replies.

Similar threads

S
how to set global include in synplify, like vivado "set global include"
- Started by skyworld_cy
- Dec 21, 2023
- Replies: 5
PLD, SPLD, GAL, CPLD, FPGA Design
L
Image Encryption and Decryption using VHDL
- Started by Lightning89
- Feb 14, 2024
- Replies: 0
PLD, SPLD, GAL, CPLD, FPGA Design
G
SDC file for clock creation
- Started by gahelton
- May 8, 2023
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
M
Why do digital designs often need multiple clock domains?
- Started by matrixofdynamism
- Aug 3, 2023
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
E
Signal description of GTH transceivers
- Started by engr_joni_ee
- Aug 15, 2023
- Replies: 7
PLD, SPLD, GAL, CPLD, FPGA Design

Using Global Clock Signal

royvincent

Member level 2

Similar threads

Privacy & Transparency

Privacy & Transparency