Yes. Almost of the dev boards come with a DDR Memory shared with PCIe (you can do that in your design) so that your PCIe host can directly write data to the DDR. You can check PCIe signals using probes, but that uses your FPGA internal memories to store dump
Yes. Almost of the dev boards come with a DDR Memory shared with PCIe (you can do that in your design) so that your PCIe host can directly write data to the DDR. You can check PCIe signals using probes, but that uses your FPGA internal memories to store dump
Unless you build it, the memory on the FPGA has no file system. So you only store files and folders at the raw byte level.
Brams are quite small - you will only have a few MBytes of storage if you use all of the BRAM on the FPGA.
Unless you build it, the memory on the FPGA has no file system. So you only store files and folders at the raw byte level.
Brams are quite small - you will only have a few MBytes of storage if you use all of the BRAM on the FPGA.
Of course i will generate the bitstream and program it. After that should i mount FPGA board like HDD?? Or is there any other method to mount the FPGA board??
Of course i will generate the bitstream and program it. After that should i mount FPGA board like HDD?? Or is there any other method to mount the FPGA board??
You will need to add some sort of PCIe interface in your FPGA - with logic to respond to the read and writes.
On the PC end - you'll need to write a driver to talk to the FPGA board. its not as simple as just plug and play.
You will need to add some sort of PCIe interface in your FPGA - with logic to respond to the read and writes.
On the PC end - you'll need to write a driver to talk to the FPGA board. its not as simple as just plug and play.
I add PCIe integrated core in FPGA. But, in PC side, there is no driver what you mentioned.
I just guess that if i allocate BRAM in FPGA, it is similar to HDD and just need mount process. But when i use 'fdisk', there is no FPGA storage what i want.
I just guess that if i allocate BRAM in FPGA, it is similar to HDD and just need mount process. But when i use 'fdisk', there is no FPGA storage what i want.
Yeah, there isn't one yet because you have to write it first.
- - - Updated - - -
BTW, the reality is that PCIe is more complicated to get working than say implementing the example design for a DDR2/3 controller (post #2 & #3) or just using the DDR2/3 controller with your own user code.
I add PCIe integrated core in FPGA. But, in PC side, there is no driver what you mentioned.
I just guess that if i allocate BRAM in FPGA, it is similar to HDD and just need mount process. But when i use 'fdisk', there is no FPGA storage what i want.
I'm still not clear with your question. Both DDR and PCIe IPs are not as easy as it sounds, as said by others. Esp in RTL design. Also you need a file system to do copy/paste stuff from ubunto to your FPGA storage.
There is one way to handle this with ease (but still that needs effort). Use a soft processor "Microblaze" which can handle the DDR memory and PCIe through AXI bus. You might also get APIs for that on web (I hope). Using that you can write c program to execute these. However this way it will keep you away from RTL work as well. I had worked with DDR in microblaze, but PCIe...nope.
Some companies sell FPGA eavluation boards with PCIe interface. They provide RTL code (may be encrypted) for the PCIe controller in the FPGA.
Some FPGAs now have PCIe hard cores. I did not use them but I think you may find good tutorials online.