Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Using a cap series with Port in SP simulation

Status
Not open for further replies.

bicave

Full Member level 1
Joined
Jun 19, 2006
Messages
97
Helped
4
Reputation
8
Reaction score
2
Trophy points
1,288
Activity points
1,910
We often see a series cap with PORT in SP (smith chart) simulation in cadence. Why we need the cap, with value of 10nF. If not. does it work?
thanks
 

pavel_adameyko

Full Member level 4
Joined
Jun 23, 2010
Messages
190
Helped
52
Reputation
104
Reaction score
37
Trophy points
1,308
Location
Belarus
Activity points
2,338
Hai
i think you talk about bypass capacitor - it's role to separate dc bias voltages. For example, dc voltage at port (it is grounded) is thus 0V, and dc bias voltage at input of amplifier, for example, equal to base-emitter voltage of bipolar transistor, so you need to isolate these points at dc, but couple at high frequencies - so we use large capacitor, which has infinite resistance at dc and very small at high frequencies.
Regards.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top