syedshan
Advanced Member level 1
- Joined
- Feb 27, 2012
- Messages
- 463
- Helped
- 27
- Reputation
- 54
- Reaction score
- 26
- Trophy points
- 1,308
- Location
- Jeonju, South Korea
- Activity points
- 5,134
Dear all,
I want to inquire about using the User Interface connecting method about the Xilinx MIG developed Memory controller.
Hence my question is, Is the method of data returning resembles the FIFO, it means we cannot use this design for storing the data for later use at multiple times. e.g. in FIFO once the data is read, we cannot re-read that location
If so then what is the need for app_addr[] port. Is it only for writing the data to the DDR3 using UI and read will be STRICTLY done in FIFO method
Looking for answers.
Bests,
Shan
I want to inquire about using the User Interface connecting method about the Xilinx MIG developed Memory controller.
In the user guide UG406. It is written that UI resembles a simple FIFO interface and always returns the data in order.
Hence my question is, Is the method of data returning resembles the FIFO, it means we cannot use this design for storing the data for later use at multiple times. e.g. in FIFO once the data is read, we cannot re-read that location
If so then what is the need for app_addr[] port. Is it only for writing the data to the DDR3 using UI and read will be STRICTLY done in FIFO method
Looking for answers.
Bests,
Shan