Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

use which tools to insert scan chain?

Status
Not open for further replies.

xworld2008

Full Member level 4
Joined
Dec 13, 2002
Messages
231
Helped
18
Reputation
36
Reaction score
14
Trophy points
1,298
Activity points
1,801
cadence atpg

now we use pks to insert scan chain, but someone tell me , cadence scan soft function isn't good.
i want to know they mean is insert scan chain tools or atpg tools. i think cadence and synopsys scan chain insert tools function will be same, but cadence atpg will be bad. is it?
 

cheelgo

Member level 5
Joined
Nov 23, 2004
Messages
82
Helped
4
Reputation
8
Reaction score
1
Trophy points
1,288
Activity points
488
insert scan dft synopsys

you can use Synopsys DFT-Compiler to do scan chain insertion.
for ATPG, means automatic pattern generation, generate test pattern for silicon production test.
 

zyphor

Full Member level 1
Joined
Nov 22, 2003
Messages
97
Helped
4
Reputation
8
Reaction score
3
Trophy points
1,288
Activity points
816
scan insertion mentor

synopsys's scan insertion tool: dft compiler, bsd compiler is easy to use, but synopsys's membist tool is rather bad, just better than do it manully. Mentor's membist tool: memory Architecture is really excellent and its scan chain generator :fast scan is also excellent , and better than synopsys's tetromax.
 

joe2moon

Full Member level 5
Joined
Apr 19, 2002
Messages
280
Helped
19
Reputation
38
Reaction score
7
Trophy points
1,298
Location
MOON
Activity points
3,749
synopsys scan insertion

Scan Replacement/Insertion:
-- Synopsys: DFT Compiler
-- Cadence: BuildGate or RTL Compiler
----------------------------------------------------------------
Scan Stitching:
-- Synopsys: Design Compiler or Physical Compiler
-- Cadence: PKS or FE
----------------------------------------------------------------
ATPG: (automatic test pattern generation)
-- Synopsys: TetraMax
-- Cadence: Encounter Test
====================================

IMHO, " someone tell me , cadence scan function isn't good" means its scan insertion/stitching is not as flexible as Synopsys' one.

Since PKS or FE can only do scan-reordering while PC(w/ DFT Compiler) can do scan ordering.
-----------------------------------------------------------------

Encounter Test is also an excellent ATPG tool, see below.
http://www.cadence.com/products/digital_ic/encountertest/index.aspx
 

leeenghan

Advanced Member level 4
Joined
Dec 28, 2004
Messages
118
Helped
16
Reputation
32
Reaction score
8
Trophy points
1,298
Activity points
1,333
rtl compiler for scan insertion

If you company is using mainly Cadence tool, perhaps you should upgrade to RC for synthesis (and scan insertion), and Encounter-Test for boundary scan, scan-chain compression and ATPG.

For memory bist, the trend is toward using the solutions from the company providing the memory. One reason is because they are the only one that can add repairable feature to the BIST for the memory.

Regards,
Eng Han
 

jarodz

Full Member level 1
Joined
Mar 12, 2005
Messages
96
Helped
16
Reputation
32
Reaction score
3
Trophy points
1,288
Location
Taiwan
Activity points
2,147
scan stitching in synopsys tool

joe2moon said:
Scan Replacement/Insertion:
IMHO, " someone tell me , cadence scan function isn't good" means its scan insertion/stitching is not as flexible as Synopsys' one.

Since PKS or FE can only do scan-reordering while PC(w/ DFT Compiler) can do scan ordering.

Can you explan more detail why cadence's scan insertion is not flexible and the
difference between scan-reordering and scan ordering?
Thx.

Sincerely,
Jarod
 

cheelgo

Member level 5
Joined
Nov 23, 2004
Messages
82
Helped
4
Reputation
8
Reaction score
1
Trophy points
1,288
Activity points
488
encounter scan insertion

in general, Mentor DFT ATPG tool is excellent and flexible & popular for current industry.
 

hiben

Newbie level 3
Joined
Dec 17, 2005
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,310
scan chain insertion rtl compiler

dft compiler is good for scan insertion. mentor fastscan is excellent for atpg generation. for mbist ,syntest is easy use and powerful
 

anjali

Full Member level 3
Joined
Aug 16, 2005
Messages
173
Helped
14
Reputation
28
Reaction score
6
Trophy points
1,298
Activity points
3,033
atpg cadence example

can anybody explain why cadence tool is not good.
 

manu_leo

Member level 1
Joined
Dec 1, 2005
Messages
40
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,288
Location
bangalore
Activity points
1,573
encounter test

Hi,
use mentor's dftAdvisor to insert scan chains.
 

kelvin_bao

Junior Member level 2
Joined
Sep 14, 2004
Messages
22
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
163
inserting boundary scan using cadence

can someone give some example script code of DFT Compiler?
.I want to learn DFT also,thank you !
 

visualart

Advanced Member level 1
Joined
Dec 21, 2001
Messages
467
Helped
28
Reputation
56
Reaction score
4
Trophy points
1,298
Activity points
3,336
FULL scan, I use the synopsys DFT compile
Part scan ,I run the mentor DFTAdvisor
 

shankar

Junior Member level 1
Joined
Jun 22, 2005
Messages
19
Helped
2
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,451
magma automation tool can insert scan chain, if you need more details about this scan chain types and its operations contact me.

shankar
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top