Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

use of and gate in clock gating cell

Status
Not open for further replies.

ajesh.nitc

Newbie level 2
Joined
May 21, 2011
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,292
I have a doubt. Can an and gate be used in clock gating cell instead of flip flop..
 

manajel1

Junior Member level 2
Joined
Apr 22, 2011
Messages
20
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,393
yeah possible this is the latch-free mode in clock-gating. it s has the probleme of gliching in the enable signal, i recommand u to use the latch-based mode (using a latch's flip flop)
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top