underdrive / overdrive

Status
Not open for further replies.

maxporter

Junior Member level 2
Joined
Dec 14, 2010
Messages
23
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,477
Hi all,

perhaps a stupid question, but in a certain CMOS process what is meant with underdrive/overdrive options?
 

Context would help. I've never seen this other than when talking
about comparator type circuits, not process-specific.
 

It's sometimes used in the 65nm process. But I think I found the answer (at least partially): "2.5V under-drive 1.8V is a kind of device, the vcc can be 1.8V by changing gate length, no need any extra mask. So is 2.5V over-drive 3.3V. They are available in the N65 process with IO is 2.5V."

But I'm still a bit puzzled: looking at the TSMC pdk, especially nch_25 vs. nch_25od33. The only difference I see is the change in gate length: 0.28 vs 0.5 and an OD_25 ovdrv layer. Does this OD_25 do something (process-wise) to the device? Or are they basically the same devices with a different gate length? If so, why is it separately defined in the pdk/mentioned as a TSMC process option?
 
Can anybody comment on my previous post/questions? Thnx.
 

As near as I can make it out, this is saying you can drive the
gate to greater voltage than is allowed drain-source. This
is not unusual, most short channel FETs are limited by hot
carrier effects D-S and TDDB G-S / G-D, with the gate ox
being the more capable.

I've just never seen anybody turn that into a "feature".
 
Reactions: anhnha

    anhnha

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…