Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Uart with parity check

Status
Not open for further replies.

johnbizzee

Newbie level 5
Newbie level 5
Joined
Apr 11, 2014
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
55
Hi, I have a question on how to simulate this situation.

I have a working UART with parity checker that I synthesized to a Spartan 3 FPGA.

If the parity check is incorrect, a signal will be set to high. This signal I routed to an LED on the FPGA board. I use Putty on Windows to communicate with the serial port and enter data to be transmitted through the terminal.

How do I emulate the receiver receiving the wrong data to light up the parity error led?
 

Can you configure putty using the opposite parity?

Or make a HDL block that generates UART signal with wrong parity and loop it into your receiver block.

Or simulate?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top