Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Typical VLCI interconnect resistance range

Status
Not open for further replies.

carbon9

Member level 3
Joined
Dec 31, 2006
Messages
60
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
1,745
Hi all,

What is the interconnect's parasitic resistance and capacitance range (min. and max. values) for a typical VLSI process (or for a spesific process) ? Could anyone give some info or recommend a source that I can find info on this question?

With regards,
 

It is dependent on technology node. For typical 180nm technology node, resistance is of the order of 60 ohms, ground and coupling capacitance of 200fF and inductance of 4nH for a typical interconnect length of 2.5mm. These data's are not direct from foundry. Using predictive models, we can found the parasitic values.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top