Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Tuning Fork in IC Layout

Status
Not open for further replies.

Willt

Member level 5
Joined
Mar 17, 2006
Messages
83
Helped
5
Reputation
10
Reaction score
5
Trophy points
1,288
Location
Hong Kong
Activity points
2,077
Dear all,

What is the function of tuning fork in flash memory IC layout?
Is it used for positioning the core array?
Is it allowed to place transistors under tuning fork?

Thank you for your sharing in advance.

Will
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top