Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Tsmc 65n library Question ?

Status
Not open for further replies.

eng_ahmed_osama

Junior Member level 3
Junior Member level 3
Joined
Feb 4, 2014
Messages
29
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
220
I have a Question in Tsmc library it have standard cell and I/O only their no transistor
PDK in this library this means its missing or it doesn't matter in this case

i use cadence and synopsys for back end and front end ?
 

Sorry for this mis-understanding I have a TSMC 65 n process when i open this kit i found standard cell and I/O only
i didn't find any libraries for transistor , i wonder about how the cadence encounter will place and route this cells and I/Os without their transistor model ie the pdk .


Thanks
 

Those are internally available.. in many cases the acess other than to cells shall be denied... but is that your concern all about or any thing technical beyond this ?
 

jbeniston is right.. and these are normally available in default. but what exactly is the problem eng_ahmed_osama
 

I am a new in using cadence encounter i have EDI and ETS and i have TSMC 65n library , i want to know how to integrate all of them in one package , i am sort of lost in alot of details
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top