Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

tristate or mux2_1 VHDL

Status
Not open for further replies.

voho

Full Member level 2
Joined
Feb 24, 2004
Messages
121
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,298
Location
Nador City
Activity points
852
vhdl de 4 mux2_1

Hi all

Io is clk at 200Mhz ; I1 is clk at 100Mhz i must do use mux2_1 or tristate ?

First vhdl:
output<= I1 when select ='1' else I0;

Second vhdl:
output<= I1 when select ='1' else 'Z';
output<= I0 when select ='0' else 'Z';


Regards
 

mux2_1

Neither ... see u want to make an assignment such that output should be l0 when select = 0 and l1 when select = 0
so
output <= l0 when select = '0' else l1 ;
this should do ... if I have not understood ur problem properly write back pls
 

Hi semiconductorman,


output <= l0 when select = '0' else l1 ;
i think it's same:
output <= l1 when select = '0' else l0 ;

Thank's regards
 

I think that the first VHDL will do
output<= I1 when select ='1' else I0;
 

Hi there,
if u are just trying to simulate, then u can use this simple multiplexor
as is suggested by others..

But if you are targetting it into a FPGA, such asynchronous switching
of clocks can cause glitches

To avoid that use the circuit shown @ **broken link removed**

u can also use BUFGMUX, if the concerned two clocks are external and
you are using Virtex 2 Family..
 

hi all,

Thank you very much i used BUFGMUX it's work perfectlly in virtex II

regards
 

hi there:
using BUFGMUX is a perfect methord.it can change
oen clock betwent other clock with no screw
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top