Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

TIEHI TIELO cell question

Status
Not open for further replies.
A

asicdesign

Newbie level 3
Newbie level 3
Joined
Aug 20, 2013
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
26
some 0.25um design have no TIEHI and TIELO cell, so we tie GATE directly to VDD and GND, it will cause antenna violation because the Power metal is too big, look flike we don't fix it, and chip works ok, why? do we care about antenna violation on power bus?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top