Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Tie-High / Tie-Low Cells

Status
Not open for further replies.

sandusty

Member level 5
Joined
Apr 19, 2004
Messages
89
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,288
Activity points
910
tie high cell

We used logic constants in the RTL, so there will have some internal nodes tie up to logic "H' or "L". Astro could use "Tie-High Cell"s or "Tie-Low Cell"s to make the connections.

Is there anyone could tell me reasons why we do NOT connect those signals directly to the Vdd / VSS? What's the purpose of those Tie-H/L Cells? Is there any suggestions on using Tie-H/L Cells (in back end)?
 

tie high

using Tie-H/L Cells can provide some ESD protection for internal node.




sandusty said:
We used logic constants in the RTL, so there will have some internal nodes tie up to logic "H' or "L". Astro could use "Tie-High Cell"s or "Tie-Low Cell"s to make the connections.

Is there anyone could tell me reasons why we do NOT connect those signals directly to the Vdd / VSS? What's the purpose of those Tie-H/L Cells? Is there any suggestions on using Tie-H/L Cells (in back end)?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top