I have seen some papers related to the subject, and I already have an idea of how to deal with it, anyway my little experience with FPGA I will do require any help again.
As far as I understand, the basic problem is, that you don't have yet sufficient knowledge and skill of HDL programming. If you want to manage the project by yourself and don't expect others to provide a complete solution, learn and practise it.