Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

The timing mode of the core generated by Coregen of Xilinx

Status
Not open for further replies.

Joyee

Junior Member level 3
Joined
May 26, 2001
Messages
26
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
185
xilinx coregen timing model

As we know, if we instantiate the core generated by Core generator of Xilinx, the timing performance will improve dramatically. However, as our design including the hdl codes except the core of Coregen should be processed by synthesis tools, Synplify, and the tools often depend on the timing-driven method to optimize the design, how could we offer a timing mode of the generated core to the tools? However, firstly, where we can get such a timing mode for the generated core? It's obversily that lack of timing mode for the core will compromise the performance of synthesis tools.
 

buzkiller

Member level 4
Joined
Dec 31, 1999
Messages
75
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
602
Search Synplify Pro help for topic "Black-Box Timing Model".
For timing data itself look at the datasheet of the core.

regards,
Buzkiller.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top