Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

The SLew rate in the pipeline ADC and SDM modulator

Status
Not open for further replies.

mitgrace

Full Member level 6
Joined
May 8, 2004
Messages
370
Helped
6
Reputation
12
Reaction score
2
Trophy points
1,298
Activity points
2,538
Dear All :

Does anyone know how to sepcific the S.R of op in the pipeline SDC or SDM.
if the 10bits 40MHz ADC , how to define the every satge opamp specific ? Thanks
 

safwatonline

Advanced Member level 4
Joined
Nov 19, 2005
Messages
1,347
Helped
219
Reputation
438
Reaction score
47
Trophy points
1,328
Location
EGYPT
Activity points
9,059
it affects the settling error of the opamp (along with the DC gain and the linear settling), you should spec it to be a small part of ur total error budget ,note each stage error contributes according to its order in number of stages (i.e. the first has majour contribution then second then ...)
 

mitgrace

Full Member level 6
Joined
May 8, 2004
Messages
370
Helped
6
Reputation
12
Reaction score
2
Trophy points
1,298
Activity points
2,538
Dear Sir :
I have know how to define the opamp DC gain , and Fu for stage, But I still understand about the slew rate. I read some paper , The slew rate is large signal depend on the CL and CLK rate, But actually I still under, if I have ADC specific , example 10bits ADC, Vinswing is 1v per line, How to define the slew rate. Thanks
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top