Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

the name of the layers in cadence

Status
Not open for further replies.

matin-kh

Member level 3
Joined
Nov 9, 2013
Messages
60
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Location
iran
Activity points
547
Hi,
In cadence in layout editing I put a nmos transistor by create instance. is there any way that i understood the layers I mean to click a layer and it shows the name of it?
and do you have a pdf file to explain the layers for 0.18um?, I can not understand some of the layers by their name like c1!!
with best regards
Matin
 

biggen5963

Newbie level 4
Joined
Sep 27, 2014
Messages
5
Helped
2
Reputation
4
Reaction score
2
Trophy points
3
Activity points
25
The layers of any given process are defined in the Process Technology File, or more commonly called the "tech file". The tech file that you currently have attached to your library is listed near the top of the LSW window, and you will need to find this file in your directory structure in order to see how layers are being defined.
The manufacturer of the process you are using should be able to provide you with documentation on the layers and devices used.

- - - Updated - - -

Just to add, I'm not aware of a layer C1 in any process I've ever used, so it would appear from the info you've provided here that you are not using the correct tech file for your desired process. The other case could be that you are simply using a student based tech file, and the layers are simply placeholders for real layers used in production.
 

dick_freebird

Advanced Member level 5
Joined
Mar 4, 2008
Messages
7,350
Helped
2,137
Reputation
4,279
Reaction score
2,001
Trophy points
1,393
Location
USA
Activity points
58,895
There are often layers with no physical meaning, that the
CAD guys use for recognition, tagging, keepouts and so on.
And a real mask layer may be built from some superset of
layers / blocking layers / purpose-layers by Booleans and
operators (over/undersize/avoid). So it's not surprising if
you run across things that are not intuitive or have no
obvious 1:1 meaning.

What I've found a useful learning exercise, is to place and
flatten a "normal" device of each type. and then "roll it"
from X-Y to a X-Z orientation by stretching the polygons
to a roughly-right Z height from their original Y extents,
and build myself a cutaway view. You start with the more
obvious ones (well, active, S/D, poly, contact, metal) and
apply some mental Booleans of your own (like, (poly+!active)
hard-masks S/D to less than implant PR) and make your
device look right, classically. Then you will have these
"leftovers" to figure out, but now you have the context of
the basic device that can show you, perhaps, that C1 must
be contact because there is no other contact where you
need one, etc. (just an example).

Your foundry ought to publish, somewhere, what the mask
Booleans are in terms of PDK named layers. You can look
through those and find where "whatever" is being used,
and by its use deduce what it's meant for in layout. But
for some people, a visual view is more helpful, which is the
point of what I suggest above.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top