Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

The layout of current steering DAC ?

Status
Not open for further replies.

mitgrace

Full Member level 6
Joined
May 8, 2004
Messages
370
Helped
6
Reputation
12
Reaction score
2
Trophy points
1,298
Activity points
2,538
Dear All :

I doing 12bits 200MHZ current steering DAC now . What is best plan of Layout ?Does anyone have good ideal or good documment , Thanks
 

sankudey

Full Member level 3
Joined
Sep 6, 2005
Messages
177
Helped
37
Reputation
74
Reaction score
11
Trophy points
1,298
Location
India
Activity points
3,523
Hi,
The layout structure depends on the architecture you have followed. If it is an segmented architecture, where you have a unary plan, you could go for matrix type layout for the LSB part with randomizing the cells in the matrix (for taking care temp. gradient) and concept of local and global bias. Two documants would be helpful in this regard. These are listed below. If you need these, can write me...

1.A 10-bit 80-MSPS 2.5-V 27.65-mW 0.185-mm/sup 2/ segmented current steering CMOS DAC
Haider, S.; Banerjee, S.; Ghosh, A.; Ravi sankar Prasad; Chatterjee, A.; Kumar Dey, S.;
VLSI Design, 2005. 18th International Conference on
3-7 Jan. 2005 Page(s):319 - 322
Digital Object Identifier 10.1109/ICVD.2005.6

2.A 10-bit 1-GSample/s Nyquist current-steering CMOS D/A converter
van den Bosch, A.; Borremans, M.A.F.; Steyaert, M.S.J.; Sansen, W.;
Solid-State Circuits, IEEE Journal of
Volume 36, Issue 3, March 2001 Page(s):315 - 324
Digital Object Identifier 10.1109/4.910469

gd luck....
sankudey
 

omsi

Member level 5
Joined
Jan 24, 2006
Messages
93
Helped
7
Reputation
14
Reaction score
4
Trophy points
1,288
Location
London
Activity points
2,105
mitgrace said:
Dear All :

I doing 12bits 200MHZ current steering DAC now . What is best plan of Layout ?Does anyone have good ideal or good documment , Thanks

If u hav done current steering DAC with segmented architecture then u should match all the transistors in the layout & floorplan ur layout to seperate analog & digital parts,
surround each mached pair of NMOS or PMOS with double gaurdrings,separate analog & digital parts with a gaurdring
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top