Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

The importance of the jitter of a PLL

Status
Not open for further replies.

AdvaRes

Advanced Member level 4
Joined
Feb 14, 2008
Messages
1,163
Helped
113
Reputation
220
Reaction score
51
Trophy points
1,328
Location
At home
Activity points
7,442
Hi members,
Is it important/necesary/not neccesary to mention noise/jitter performance of a PLL if the oscillator will be used as a global clock for a digital circuit ?
Note that the PLL jitter is too small to affect to affect the functioning of all the logics forming the digital circuit in particular flip flops.

I'm writing my dissertation and I dont see a need to do that coz, AFAIK phase noise analysis for jitter calculation is done for PLLs dedicated to receivers and tranceivers (each endowed with the same PLL).

Am I right or wrong ?
 

Re: PLL and Jitter

It is possible for PLL jitter to cause timing issues. You may be correct in your statement that it doesn't in your case, but I think you should do enough analysis to back up that statement.
 

    AdvaRes

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top