Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

The difference between verilog, veriloga & verilog-AMS

Status
Not open for further replies.

yassin2705

Junior Member level 1
Joined
Apr 19, 2008
Messages
17
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,415
Hi,

I am about to start learning verilog language to use it in the modeling of analog blocks such as VCO, Filters & so on. I don't know the difference between verilog, veriloga & verilog-AMS. Also what are the differences between verilog or VHDL?

Thanks!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top