Non AMP

Tap cells in standard cell library

Thread starter chaithanyateja9
Start date Jun 28, 2017

Status: Not open for further replies.

Jun 28, 2017

#1

C

chaithanyateja9

Newbie level 3

why cant we place an via instead of placing tap cells?

Jun 28, 2017

#2

erikl

Super Moderator

Staff member

Because tap cells contact silicon, they are contacts, not vias.

Status: Not open for further replies.

Similar threads

B
Can I put digital standard cells in a Deep N-Well（DNW）
- Started by Bruce Ma
- Jan 19, 2024
- Replies: 1
Analog Integrated Circuit (IC) Design, Layout and more
A
Standard cell global supply changes
- Started by amiramu10
- Feb 3, 2023
- Replies: 0
Analog Integrated Circuit (IC) Design, Layout and more
N
Importing CDL with parameterized cells
- Started by NotAnotherFeynman
- Aug 25, 2023
- Replies: 0
Analog Integrated Circuit (IC) Design, Layout and more
[SOLVED] Standard Verification Rule Format (SVRF) Manual request
- Started by Fayiz_159
- Nov 29, 2023
- Replies: 4
Analog Integrated Circuit (IC) Design, Layout and more
Q
LVS not clear while adding digital std cells into analog layout
- Started by QuintonLi
- Jul 20, 2023
- Replies: 4
Analog Integrated Circuit (IC) Design, Layout and more