Yes Pure systemC is more than 10 times faster than pure Verilog.
But SystemC & Verilog mix is slower than pure verilog This is because
in this case SystemC and verilog communication happens using PLI for
every clock event and this is too much burdon on simulator.