Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

System Verilog: Virtual

Status
Not open for further replies.

no_mad

Full Member level 5
Full Member level 5
Joined
Dec 10, 2004
Messages
271
Helped
30
Reputation
60
Reaction score
11
Trophy points
1,298
Location
Naboo
Visit site
Activity points
2,489
Hi,

I'm new in System Verilog with OOP.
Here is my question.

What's the motivation of "virtual" in SV OOP?
⇒virtual method
⇒virtual class

Can someone please explain this to me.
Why We need "virtual" ??

Please help me out here. Thanks

-no_mad
 

The virtual keyword is used for different but related purposes in OOP. Generally it means something you reference indirectly as if it were one type, but actually get back something else. In OOP, this concept is also refereed to as polymorphism. This is a big topic, but fortunately there is a lot of reference material on this around.
 
  • Like
Reactions: no_mad

    no_mad

    Points: 2
    Helpful Answer Positive Rating
Thanks Dave.

Now I can continue my journey to be System Verilog with OVM expert...my personal goal.
My first step is understanding OOP in System Verilog.

I read your article on classes. That is really good article.
Thanks

-no_mad
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top