Non AMP

system verilog, specman or vera

Thread starter krishna_1980
Start date Mar 31, 2006

Status: Not open for further replies.

Mar 31, 2006

#1

K

krishna_1980

Junior Member level 3

can anyone tell me which is the best one and how is the job market for these.
i need software for these, please post any links if u know.

Mar 31, 2006

#2

A

Arnold

Member level 1

From the ESNUG survey, it should be SystemVerilog.

Status: Not open for further replies.

Similar threads

F
Priority keyword of System Verilog
- Started by fragnen
- May 9, 2024
- Replies: 4
ASIC Design Methodologies and Tools (Digital)
Q
System Verilog Design a signal flag.
- Started by quocviet19501
- Sep 19, 2023
- Replies: 4
ASIC Design Methodologies and Tools (Digital)
M
Verilog/VHDL Verification Assistant
- Started by MrCiffa
- Mar 24, 2024
- Replies: 9
ASIC Design Methodologies and Tools (Digital)
E
How to use generate statement Verilog?
- Started by er.akhilkumar
- Tuesday at 10:29 AM
- Replies: 2
ASIC Design Methodologies and Tools (Digital)
B
[SOLVED] Signal coming as undefined in verilog behavioral simulation
- Started by bongosontan
- Mar 25, 2024
- Replies: 2
ASIC Design Methodologies and Tools (Digital)