Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

System Verilog Assertions.

Status
Not open for further replies.
M

mys.rahul

Newbie level 1
Newbie level 1
Joined
Sep 3, 2012
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Bangalore
Visit site
Activity points
1,286
Hi,

I am writing assertions for some of the sequences. I want to update a register after an assertion is covered and use the register value to CROSS with an other register value, Can you please guide me on the implementation of the above problem statement.

Thanks,
Rahul
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top