Hello
I have done some of this but using Verilog-A as the modeling language. For matlab is quite simple, construct the stage with simulink blocks (e.g. comparators, quantizers, gain stages, add nodes, subtract nodes, delays etc.). Then just interconnect all the stages. If you don't have simulink please check this presentations for more info about pipelined ADCs and modeling.
**broken link removed**
**broken link removed**
**broken link removed**
**broken link removed**
George