Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

System Level - Pipeline ADC

Status
Not open for further replies.

suhas_shiv

Full Member level 2
Joined
Nov 30, 2005
Messages
136
Helped
11
Reputation
22
Reaction score
4
Trophy points
1,298
Activity points
2,461
Hi guys,

I have to do a system level simulation of a pipeline ADC in Matlab. If anyone has anything that could help me, please do post. I appreciate the help.

Suhas
 

Hello

I have done some of this but using Verilog-A as the modeling language. For matlab is quite simple, construct the stage with simulink blocks (e.g. comparators, quantizers, gain stages, add nodes, subtract nodes, delays etc.). Then just interconnect all the stages. If you don't have simulink please check this presentations for more info about pipelined ADCs and modeling.

**broken link removed**
**broken link removed**
**broken link removed**
**broken link removed**


George
 

Hi, George,

If you can let me know where I can download the code or send me the code, it will be really great.

Thanks
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top