Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

System C interfacing to Verilog

Status
Not open for further replies.

ombadei

Member level 3
Joined
Sep 1, 2008
Messages
62
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,754
systemc verilog

Hi,

I've been tasked by my supervisor to interface from System C to Verilog.. I have just been introduced to these tools.. So, i am not sure on what exactly I must do to set the infrastructure up..

But basically, i need to simulate a RAM controller (SystemC) to the timing diagrams of Micron's RAM simulation model (Verilog).

Anyone has any elaborative insights about doing so?

Thanks.
 

shastri.vs

Member level 2
Joined
Dec 16, 2008
Messages
45
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,600
systemc dram simulator

Is systemc model is TLM or RTL ??
If TLM you need to write wrappers first.
You need to provide API calls to the systemc model, crate a dll. Integrate in verilog environment and simulate.
I guess you need to use PLI from verilog side.
U need a mixed language simulator, modelsim.
 

ombadei

Member level 3
Joined
Sep 1, 2008
Messages
62
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,754
mixed systemc verilog

What is the difference between RTL and TLM?
 

shastri.vs

Member level 2
Joined
Dec 16, 2008
Messages
45
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,600
aistb systemc

TLM is transaction level. there is no pin concept here. Functionality is implemented algorithmically and interfaces are function calls.
I hope you know about RTL.
 

ombadei

Member level 3
Joined
Sep 1, 2008
Messages
62
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,754
c to verilog

My long term goal is to look at power consumption.

So, i guess.. RTL would be the appropriate model.. Hence, what aspects of systemC should i consider?
 

shastri.vs

Member level 2
Joined
Dec 16, 2008
Messages
45
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,600
integrating verilog rtl with systemc

Are you going to develop models or interface.
Systemc is meant for system level design. I dont think systemC RTL synthesizer are yet to be proved. I am not sure about analyzing power consumption using systemc models. I read an article long back. It seems possible.

If you already know systemC then only thing you have to learn is how to provide API calls to the models.
I have not actually worked on it.
About integration part I think it will be given in the user manuals of the simulator you are using, if it supports mixed language simulation.
 

ombadei

Member level 3
Joined
Sep 1, 2008
Messages
62
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,754
accessing system c models in verilog

I am new to SystemC.. For the moment, i am guessing that i just need to create interfaces in SystemC to link to a known processor simulator..

Do i need the verification library SCV and the TLM downloads?
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top