Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Synopsys DC class.db typical.db

Status
Not open for further replies.

Wally Willy

Newbie level 1
Newbie level 1
Joined
Aug 11, 2014
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
8
I have a core containing a multiplier. When I synthesize with class.db it works. What is class.db? I mean what technology is it? The performance is very poor. When I set link_library and target_library to typical.db from tsmc 90nm library the process crashes. Why is this? I see the synthesizer infers designware cores, should it not infer cores from the library? I am new to Synopsys DC and its all very unclear to me. I hope someone can clarify.

Thank you.
 

Multipliers come from Designware. The cell library (typical.db) will only contain very simple standard cells (i.e. basic logic gates).

class.db is a very old example library. 0.5um or something.

What are the details of the crash? Log a testcase on Synopsys Solvnet.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top