Synchronous multiplier using VHDL

Status
Not open for further replies.
R

rrk

Junior Member level 1
Joined
Mar 1, 2005
Messages
15
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,283
Activity points
1,378
I have to design a synchronous 3*3 bit multiplier in VHDL without using the operator *.It has to be a FSM . I tried several times but the outputs are not correct. Can someone help me with any resources online or maybe a some guideline steps plz!
 

why do u use an FSM ? what kind of multiplier do u want to do signed or unsigned?
what kind of FPGA you r using?
 

Hi rrk,
if u r not supposed to use a * operator, then use loops in ur coding to perform repetitive addition.
 

hi rrk,
why cant u try any multiplier algorthim such as booth, bough-wooley ,
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…