Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Synchronizing signal design

Status
Not open for further replies.

ivar

Junior Member level 1
Joined
Jun 29, 2008
Messages
18
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,418
I need to generate am output that is synchronized with the clock. But the output is high only during certain counts of the clock say 1,2, 45 and 100.At all other times, the output is zero. This happens in a repeated way(cycle).

What is the design methodology that i need to adopt? What i am trying to generate is the synchronization signal for a video signal.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top