AMSA84
Advanced Member level 2
- Joined
- Aug 24, 2010
- Messages
- 577
- Helped
- 8
- Reputation
- 16
- Reaction score
- 8
- Trophy points
- 1,298
- Location
- Iberian Peninsula
- Activity points
- 6,178
Hi guys.
I am designing a Symmetrical OTA and I am facing a problem. The maximum gain that I am able to get is around 50dB with a current consumption of 700uA. The GBW is aprox. 130MHz.
The circuit that I am talking about is this one:
**broken link removed**
I would like to push the gain to > 60dB. One possible way from what I have seen is to put a cascode at the output. However I don't know how to implement the bias circuit.
Can someone give me a tip on how to do it?
Taking the advantage of this post, I'd like to ask another thing: If I want to increase the phase margin on this design, can I put a capacitor between node 4 and the gate of M6? Like the Miller 2-stage OTA amplifier. The difference is that this design doesn't have nothing to do with a 2-stage design!
Regards.
I am designing a Symmetrical OTA and I am facing a problem. The maximum gain that I am able to get is around 50dB with a current consumption of 700uA. The GBW is aprox. 130MHz.
The circuit that I am talking about is this one:
**broken link removed**
I would like to push the gain to > 60dB. One possible way from what I have seen is to put a cascode at the output. However I don't know how to implement the bias circuit.
Can someone give me a tip on how to do it?
Taking the advantage of this post, I'd like to ask another thing: If I want to increase the phase margin on this design, can I put a capacitor between node 4 and the gate of M6? Like the Miller 2-stage OTA amplifier. The difference is that this design doesn't have nothing to do with a 2-stage design!
Regards.