Dear all,
I am trying to calculate the SNHR of the pipelined ADC in Cadence. Its a 12-bit ADC with sampling rate 40 MSPS. I tried to calculate the SNHR of the input signal close to 9MHz and i got an SNHR of about 70dB. But when I increase the frequency of the input signal to around 11MHz, the SNHR drops by almost 20 dB. I am unable to understand this behavior. Could someone please explain as to why this can be happening?
The input signal is a sine wave from Analog library and I use spectral measurement in cadence to measure SNHR. I have considered around 30 cycles for measurement.
If there is a sample/hold stage at the input then
its settling-time behavior may have effects beyond
what forward-path small signal analysis might
indicate. The sampling and hold mode transitions
are time-domain large signal. The settling tails
might be significant at at 10MHz / 100nS, a problem
at 90nS and no prob at 111nS input period, like.
I don't do and have never done such calculations
but it would seem to me that if you put the two
cases up against each other (maybe in Excel
where you can break down the equation to its
feature-specific elements) the discrepancy
based on input signal frequency ought to reveal
itself, and lead you to "why?".