Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Substrate current effect

Status
Not open for further replies.

pbs681

Full Member level 3
Joined
Aug 19, 2004
Messages
173
Helped
15
Reputation
30
Reaction score
3
Trophy points
1,298
Activity points
1,278
substrate current

Hi all,

What is the effect of the substrate current in analog design domain?

Thanks
 

hot carrier injection

pbs681 said:
Hi all,

What is the effect of the substrate current in analog design domain?

Thanks

Substrate current? what is it?

Substrate should be connected to good gnd.

Do you mean the substrate noise current?

If yes, add more isolate guarding ring.
 

hci hot carrier injection

Substrate current is a measure of hot electrons injected into the Wells during worst case conditions between gate and drain voltages, for hot electron generation at the drain. If the substrate current is high, then it is generally considered that hot electrons are also being injected into the gate and degrading the quality of the oxide causing threshold shifts and Gm degradation over time. This is called hot carrier injection or HCI. Every Fab process will have a quality specificqtion that the Gm will not degrade worse than 10% over 10 years of operation and worst case conditions. Most Fabs far exceed this and for pmos, may well surpass 100 years before the degradation is seen.

For analogue applications, it has severe impact on matching if the transistors become degraded.

Another hidden effect is when the Wells are not adequately contacted to Vss or Vdd.
Substrate current (possibly from an unrelated source) can change the actual Well bias close to critical transistors but far from the Well tap connections. This causes their Vts to change during the substrate current event. This can be very hard to trace as it is a "soft failure" i.e. it does not happen all the time.
 

there must be no substrate current. otherwise latch up will be triggered.
 

High electrical field between Drain-Source cause collssion and generate electron, the phenomenon is hot carrier. Some electrons go to substrate.
 

protonixs said:
there must be no substrate current. otherwise latch up will be triggered.

there is always a substrate current in MOSFET. The explanation by Colbhaidh is correct. Substrate current will cause Reliability issue of the transistor by changing Vt.

Added after 2 minutes:

bicave said:
High electrical field between Drain-Source cause collssion and generate electron, the phenomenon is hot carrier. Some electrons go to substrate.

High electric field will generate electron-hole pair at the drain. The electron will be injected into oxide while the hole will be swept into substrate. So, substrate current is caused by hole (NMOS) not by electron.
 

substarte current is form of noise ...they callled substrate noise.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top