Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

static noise margin in digital circuits....???

Status
Not open for further replies.
R

rakesh02

Junior Member level 3
Junior Member level 3
Joined
Sep 17, 2013
Messages
28
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
138
can any one explain how to draw a buffer grap using VIH=3.5v,VIL=1.5,vol=0.5,voh=4.4
noise margin......
 
Last edited:

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top