Non AMP

State Variable Mapping

Thread starter nishanthp68
Start date Apr 20, 2012

Status: Not open for further replies.

Apr 20, 2012

#1

N

nishanthp68

Newbie level 6

Can anyone tell me what state variable mapping is ?? Also some material would be useful

Thank you in advance,

Status: Not open for further replies.

Similar threads

P
tri-state buffer in sram array
- Started by parminder
- Jun 6, 2023
- Replies: 2
ASIC Design Methodologies and Tools (Digital)
E
How to use generate statement Verilog?
- Started by er.akhilkumar
- Tuesday at 10:29 AM
- Replies: 2
ASIC Design Methodologies and Tools (Digital)
W
QuestaSim Saving Simulation State
- Started by wryre
- Dec 10, 2021
- Replies: 1
ASIC Design Methodologies and Tools (Digital)
P
Variable threshold mosfet
- Started by Pallavi06
- Mar 20, 2021
- Replies: 0
ASIC Design Methodologies and Tools (Digital)
M
Query regarding a verilog statement
- Started by mjuneja
- Jul 8, 2022
- Replies: 6
ASIC Design Methodologies and Tools (Digital)