Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] standard cells-LEF files

Status
Not open for further replies.
R

ramesh28

Member level 3
Joined
May 21, 2013
Messages
57
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
1,670
Hello all,

in my design database of pnr..i obeserved that there are various types of D f/f (standard cell)..such as DFF_X1, DFFS_X1, DFFR_X1, DFFRS_X1, SDFF_X1, SDFFS_X1, SDFFR_X1, SDFFRS_X1

Can anyone explain me what all these name suggest about?

Thank you..
 

Usually, the cell with R is resettable, with S is settable, and RS is setable and resettable. No R or S is w/o set and reset pins.
 

lostinxlation said:
Usually, the cell with R is resettable, with S is settable, and RS is setable and resettable. No R or S is w/o set and reset pins.
Click to expand...

Thanx for reply.. :)

I got this in case of DFF_X1, DFFS_X1, DFFR_X1, DFFRS_X1 these cell. But if you see in case of SDFF_X1, SDFFS_X1, SDFFR_X1, SDFFRS_X1, these cell contains one more S..what that represent?
 

S scannable flop, means SI/SE pins added.
_X[value]: is the drive of this std cell.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top