Let's say we need to define input delays of BB#1 (see the picture below). The inputs are driven from the clock, which is skewed from BB#1 clock (see the picture).
The question: "How the clock skew should be represented in the input/output delay definitions?"