see you have a half-cycle path when u connect a pos-edged flop with neg-edged one. So the total time available is clk_cycle/2-setup. hence ur logic should be less than this time value. if a designer confirms it to be a multi-cycle path, then there can be a relaxation for the amount of logic that can be accommodted. so it all lies in the design.