Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[STA] Is Clock Latency equal to ALL flops?

Status
Not open for further replies.

ivlsi

Advanced Member level 3
Advanced Member level 3
Joined
Feb 17, 2012
Messages
883
Helped
17
Reputation
32
Reaction score
16
Trophy points
1,298
Visit site
Activity points
6,868
Hi All,

How the STA tool interpret Clock Latency? Does it suppose all the flops receive the same latency?

Thank you!
 

In STA , design will be having clock tree network and tool calculate clock path latency on each flop ..its not same on all flops.

Rahul
 
  • Like
Reactions: ivlsi

    V

    Points: 2
    Helpful Answer Positive Rating

    ivlsi

    Points: 2
    Helpful Answer Positive Rating
if you have the same latency, then the skew is null.
 

Will Clock Latency for each Flop be different due to Network Latency? As for Source Latency, will it be same for ALL Flops?

What about Clock Uncertainty? Does the tool interpreter it to be same for all flops?
 

source latency will be same for all flops (source clock and clock on flops should be in same clock domain).

clock uncertainty will be calculated depend on the syntax you provided to the tool .. if you have given a constant number for all clock then it will be same for all flop ...
 

skew is the difference between the longest path from the clock source to the CK-flop less the shortest path from the clock source to the CK-flop.
skew = max_latency - min_latency.
 
  • Like
Reactions: ivlsi

    ivlsi

    Points: 2
    Helpful Answer Positive Rating
Well the question is how STA interpret the clock latency, and my remarq is just to indicate how the latency is used, and why it could not be equivalent for all flops, because that'll means the skew will be equal to zero.
 
  • Like
Reactions: ivlsi

    ivlsi

    Points: 2
    Helpful Answer Positive Rating
I believe skew is different than you described here .. from wikipedia -

In a synchronous circuit, clock skew (TSkew) is the difference in the arrival time between two sequentially-adjacent registers. Given two sequentially-adjacent registers Ri and Rj with clock arrival times at register clock pins as TCi and TCj respectively, then clock skew can be defined as: TSkew i, j = TCi - TCj

so it's not mean max latency and min latency ... there is difference between latency and skew , and both are different term ..
but relationship is close between latency and skew ..
 

1-What is for you "the arrival time"? For me that's the latency.
2-Skew could be global, usefull.
global= max latency- min latency
usefull is the skew calculating between two flops which have a common path.
 
  • Like
Reactions: ivlsi

    ivlsi

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top