SRAM Peripherals

parminder

Member level 2
Joined
Mar 1, 2022
Messages
53
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
380
Hi
the sram read and write operation is only performed when enable is high or not ?
in this sram array circuit, they have not used row enable. is CE (chip enable ) here working same as row enable [ left bottom corner of the image shown ].

thanks
 

Attachments

  • sram arrray.png
    33.2 KB · Views: 60

Hi,

the sram read and write operation is only performed when enable is high or not ?
The pictrure shows 3 "enable" signals:
* CE: chip enable. Always needed for R and W access. It wakes up the internal circuitry (low power sleep vs active)
* WE: write enable. Used to tell tha chip that you want to store data into the SRAM
* OE: output enable. Usec to drive the data (bus) lines. High-Z vs Output. High-Z so that other devices can drive the data lines.

Klaus
 

than you for the response @KlausST, if CE is performing the wake up operation then what does enable signal do in the ROW decoder?
 

Cookies are required to use this site. You must accept them to continue using the site. Learn more…